	Application No.	Applicant(s)	
Notice of Allowability	10/609,478	HATA, YOJI	
	Examiner	Art Unit	, ,
	Vikki H Trinh	2814	A. A.
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308. 1. This communication is responsive to 6/09/04.			
2. X The allowed claim(s) is/are <u>1-18</u> .			
3. ⊠ The drawings filed on <u>01 July 2003</u> are accepted by the Examiner.			
 4. Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)			
 Attachment(s) 1. Notice of References Cited (PTO-892) 2. Notice of Draftperson's Patent Drawing Review (PTO-948) 3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	5. Notice of Informal F 6. Interview Summary Paper No./Mail Da 8), 7. Examiner's Amenda 8. Examiner's Stateme 9. Other	(PTO-413), te ment/Comment	

DETAILED ACTION

Allowable Subject Matter

- 1. Claims 1-18 are allowed.
- 2. The following is an examiner's statement of reasons for allowance: The prior art of record does not disclose or fairly suggest either in singly or in combination a method and an apparatus of storing data in a semiconductor memory apparatus by accumulating charges in a capacitor, the semiconductor memory apparatus having a forced step-down circuit comprising a pair of bit lines wherein a first bit line of said pair of bit lines is connected to said driving line wherein the second switching element is brought into an on state in advance to hold the forced step-down capacitor at zero potential before the first switching element is brought into an on state, and before making a short circuit in the pair of bit lines to perform performing a pre-charge for by brining a potential of a pair of bit lines to an intermediate potential by making a short circuit in the pair of bit lines, the first switching element is then brought into an on state to lower and a potential of the driving line on the high side is previously lowered to a level within the q range that prevents of preventing data written in a memory cell from being lost disappeared, and other elements and steps in the claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Art Unit: 2814

Conclusion

1. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Vikki Trinh whose telephone number is (571) 272-1719. The Examiner can normally be reached Mon-Tuesday, Thurs-Friday, 7:30 AM - 6:00 PM Eastern Time. If attempts to reach the examiner by telephone are unsuccessful, the Examiner's supervisor, Mr. Wael Fahmy, can be reached at (571) 272-1705.

Vikki Trinh, Patent Examiner AU 2814

> LONG PHAM PRIMARY EXAMINER